

STM32WB07xC and STM32WB06xC devices errata

Applicability

This document applies to the part numbers of STM32WB07xC and STM32WB06xC devices and the device variants as stated in this page.

It gives a summary and a description of the device errata, with respect to the device datasheet and reference manual RM0530.

Deviation of the real device behavior from the intended device behavior is considered to be a device limitation. Deviation of the description in the reference manual or the datasheet from the intended device behavior is considered to be a documentation erratum. The term “*errata*” applies both to limitations and documentation errata.

Table 1. Device summary

| Reference | Part numbers |
|-------------|--------------------------|
| STM32WB06xC | STM32WB06KC, STM32WB06CC |
| STM32WB07xC | STM32WB07KC, STM32WB07CC |

Table 2. Device variants

| Reference | Silicon revision codes | |
|--------------------------|-------------------------------|-----------------------|
| | Device marking ⁽²⁾ | DIE_ID ⁽¹⁾ |
| STM32WB06xC, STM32WB07xC | 9 | 0x120 |

1. Register system controller (SYSCFG) - DIE_ID register.

2. Refer to the device datasheet for how to identify this code on different types of package.

1 Summary of device errata

The following table gives a quick reference to the STM32WB07xC and STM32WB06xC device limitations and their status:

A = limitation present, workaround available

N = limitation present, no workaround available

P = limitation present, partial workaround available

“-” = limitation absent

Applicability of a workaround may depend on specific conditions of target application. Adoption of a workaround may cause restrictions to target application. Workaround for a limitation is deemed partial if it only reduces the rate of occurrence and/or consequences of the limitation, or if it is fully effective for only a subset of instances on the device or in only a subset of operating modes, of the function concerned.

Table 3. Summary of device limitations

| Function | Section | Limitation | Status |
|--------------|---------|---|--------|
| | | | Rev. 9 |
| System | 2.2.1 | Host wake-up source does not wake the device from Deepstop | A |
| | 2.2.2 | HSE phase noise | P |
| Radio system | 2.3.1 | Unsupported system and Bluetooth LE clock configuration combinations | N |
| GPIO | 2.4.1 | Activity on some GPIOs may affect the RF performance | P |
| ADC | 2.5.1 | ADC occasional mode does not work | P |
| RTC | 2.6.1 | RTC key lost | A |
| | 2.6.2 | RTC alarm is not able internally to wake up the device from Deepstop mode | A |
| | 2.6.3 | RTC interrupt not triggered in Run mode | P |

2 Description of device errata

The following sections describe the errata of the applicable devices with Arm® core and provide workarounds if available. They are grouped by device functions.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

2.1 Core

Reference manual and errata notice for the Arm® Cortex®-M0+ core revision r0p1 is available from <http://infocenter.arm.com>.

2.2 System

2.2.1 Host wake-up source does not wake the device from Deepstop

Description

The wake-up block of the radio manages a Host wake-up timer in parallel to the Bluetooth® wake-up timer. This timer can be used as an additional slow clock timer available in the SoC to exit the device from a Deepstop without launching any Bluetooth sequence.

This timer does not raise any wake-up request to the power controller of the device.

Workaround

Use the RTC block to wake up the system. A software workaround is provided in the STM32WB0 SW package.

2.2.2 HSE phase noise

Description

HSE phase noise is observed when the high speed external IO current control register is set to value > 4 (max. 0.61 mA/V).

Workaround

High speed external IO current control register setting to a value < 5 is highly recommended (RCC_RFSWHSECR register, bits GMC[2:0]).

2.3 Radio system

2.3.1 Unsupported system and Bluetooth LE clock configuration combinations

Description

The following system and Bluetooth Low Energy (LE) clock configuration combinations are not supported

1. System_Clock = 32 MHz and Ble_Clock = 32 MHz
2. System_Clock = 16 MHz and Ble_Clock = 16 MHz

Workaround

None.

2.4 GPIO

2.4.1 Activity on some GPIOs may affect the RF performance

Description

RF performance can be degraded in the presence of one of the following conditions:

- VFQFPN32 package only: toggling activity on PB14 and PB15 during RF communication
- VFQFPN32 and WLCSP49 packages: GPIO tracks are routed close to OSCIN/OSCOUT pins and toggling activity on those GPIOs during RF communications.

The user might experience a high packet error rate during RF communications.

Workaround

- VFQFPN32 package only: avoid toggling PB14 and PB15 (input or output) during RF communications.
- VFQFPN32 and WLCSP49 packages: avoid routing GPIO tracks close to OSCIN/OSCOUT tracks, if they are toggling during RF communications.

2.5 ADC

2.5.1 ADC occasional mode does not work

Description

The occasional mode of the ADC allows catching one sample of the Vbat or the temperature sensor during an analog audio mode or full mode sequence. Since the setup time of the temperature sensor is too high and sampling only the first value provides a wrong value, the measure is good only from the second sample.

The temperature sensor occasional mode strategy (doing one measure among a continuous flow of measurements on another channel) does not work

Workaround

Two possible options to insert a temperature measurement among other channel measurements are the following:

1. Sequence mode with a downsampling ratio =1
 - The sequence mode can be composed of up to 16 conversions
 - Use the ADC mode in continuous regular sequence mode, with a downsampling ratio =1
 - Program 14 times the channel that has to be continuously converted
 - Program 2 consecutive times, the thermal sensor
 - Read all data on the « DS_DATAOUT_REG » register
 - Discard the first measure of the thermal sensor
2. Sequence mode with a downsampling ratio different from 1
 - The sequence mode can be composed of up to 16 conversions
 - Use the ADC mode in continuous regular sequence mode, with a downsampling ratio from 4 to 128 (downsampling ratio =2 is not recommended)
 - Program 15 times the channel that has to be continuously converted
 - Program 1 time, the thermal sensor
 - Read all data on « DS_DATAOUT_REG »"

2.6 RTC

2.6.1 RTC key lost

Description

RTC loses the keys inserted to unlock the calendar register access when the device goes to deepstop mode, due to PRESETn that should come from rcc_v12o instead of rcc_v12i.

RTC calendar update functionality is affected when system wakes up from Deepstop mode.

Workaround

Rewrite the key in the write protect register (WPR) after a Deepstop.

2.6.2 RTC alarm is not able internally to wake up the device from Deepstop mode

Description

The RTC is able to run in Deepstop mode but it cannot generate an internal RTC alarm wake-up event. An RTC alarm cannot be used as an internal wake-up source when the device is in Deepstop mode.

Workaround

In software, output an RTC alarm on PA8 and use this as the wake-up pin from Deepstop mode.

2.6.3 RTC interrupt not triggered in Run mode

Description

The RTC interrupts might get lost in Run mode when the selected RTC clock source is LSI or LSE. The problem does not occur when the RTC clock source is CLK_16MHz/512.

RTC interrupts cannot be reliably used for real-time control functions, since some occurrences of RTC interrupts may be missed.

Note: Wakeup from Deepstop mode is not affected and RTC interrupt is always reliable in Deepstop mode.

Workaround

While in Run mode, do not use RTC interrupts, but instead use polling on the RTC_ISR register. Another possible option is to output the RTC alarm or wake-up on PA8 or PA9, and use one of these pins as an I/O interrupt pin.

Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

Revision history

Table 4. Document revision history

| Date | Version | Changes |
|-------------|---------|------------------|
| 13-Jun-2024 | 1 | Initial release. |

Contents

| | | |
|----------|---|----------|
| 1 | Summary of device errata | 2 |
| 2 | Description of device errata | 3 |
| 2.1 | Core | 3 |
| 2.2 | System | 3 |
| 2.2.1 | Host wake-up source does not wake the device from Deepstop | 3 |
| 2.2.2 | HSE phase noise | 3 |
| 2.3 | Radio system | 3 |
| 2.3.1 | Unsupported system and Bluetooth LE clock configuration combinations | 3 |
| 2.4 | GPIO | 4 |
| 2.4.1 | Activity on some GPIOs may affect the RF performance | 4 |
| 2.5 | ADC | 4 |
| 2.5.1 | ADC occasional mode does not work | 4 |
| 2.6 | RTC | 5 |
| 2.6.1 | RTC key lost | 5 |
| 2.6.2 | RTC alarm is not able internally to wake up the device from Deepstop mode | 5 |
| 2.6.3 | RTC interrupt not triggered in Run mode | 5 |
| | Important security notice | 6 |
| | Revision history | 7 |

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved